

ABSTRACT OF THE DISCLOSURE

A processor having a floating point execution unit with improved
 5 parallelism in the adder (add/subtract) unit is disclosed. A preferred aspect of the
 invention is a new use of the compare logic in the floating point execution unit,
 coupled with an end-around-carry bit value calculator, to allow the correct
 rounding choice of the operands to be made before the mantissa portions of the
 operands are subtracted (added) rather than after.

004080-5E22E960